Answer the question : Find out potential issues in the RTL and what is logic inferred?

The question on the use of the SystemVerilog synthesizable constructs and how to avoid the potential errors or issues while using the port connectivity. Answer this question ...! The initiative is helpful to beginners in the area of Verilog, FPGA, and logic design...! All the best...!